

Non-Volatile High speed & Low power Charge Trapping Devices

Moon Kyung Kim^{1*}, Soo Doo Chae², C.W. Kim², S.Tiwari¹,

¹ School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853

² Semiconductor R&D Center, Memory Business, Samsung Electronics Co., Ltd., Korea

* Ph.1-607-592-2940 mkk23@cornell.edu

Obtaining non-volatile, low power and fast memories at short dimensions is a key challenge in electronics. Among the approaches being adopted are use of storage of single or few electrons such as in nano-crystal memories¹, and other modifications such as the use of silicon-oxide-nitride-oxide-silicon (SONOS) or back-floating gates^{2,3}.

We report the operational characteristics of ultra-small-scaled SONOS (below 50 nm gate width and length) and SiO₂/SiO₂ structural devices with 0.5 μm gate width and length where trapping occurs in a very narrow region. This experiment shows the memory characteristics of the retention time, endurance cycles, and speed in SONOS and SiO₂/SiO₂ structures. Silicon nitride has many defects to hold electrons as charge storage media in SONOS memory. Defects are also incorporated during growth and deposition in device processing. Our experiments show that the interface between two oxides, one grown and one deposited, provides a remarkable media for electron storage with a smaller gate stack and thus lower operating voltage structure.

The devices have been fabricated on SOI wafers. Following the active region definition on the thinned silicon-on-oxide using sacrificial dielectric stack, the oxide-nitride-oxide stacks (3 nm/7 nm/9 nm) in SONOS and the oxide-oxide stacks (3 nm/7 nm) in SiO₂/SiO₂ are grown and deposited. Poly-silicon gate patterning and sidewall process are utilized in making the devices.


The reduction of the effective barrier by applying larger write and erase voltages causes the higher tunneling probabilities because the write and erase mechanism is Fowler-Nordheim tunneling or field assisted tunneling. This is observed in both structures as a decrease in writing and erasing times with increased applied tunneling voltages. The trap densities in both structures have been calculated with the threshold voltage shift assuming the centroid of the charge is in the middle of nitride layer in SONOS device, and at the tunnel oxide/blocking oxide interface or in the middle of the blocking oxide layer in SiO₂/SiO₂ charge trapping device. The capture process is based on Fowler-Nordheim injection and the erasure process is most probably a Poole-Frenkel mechanism, or some other similar detrapping process with strong localization and field-dependence. This different mechanism has been studied through the activation energy of the capture and emission processes using the time-dependence of the response to write or erase voltages⁴. Nearly all of such tunneling-based injection processes that have been modeled have a characteristic bias/energy dependence that is inversely exponentially related to the thickness and barrier height. The activation energy is ~1 eV for write process and 1.5 to 2.0 eV for the erase process in SONOS device and, is ~0.45 eV for the write process and ~0.51 eV for the erase process in SiO₂/SiO₂ structural device. Details of the comparison between these charge trapping memories will be presented.

¹ S. Tiwari et al., "A silicon nanocrystals based memory", Appl. Phys. Lett. 68, pp.1377-1379, 1996


² J. Bu and M. H. White, "Design Considerations in Scaled SONOS Non-Volatile Memory Devices", Solid State Electronics, 45, pp.113, 2001

³ F. R. Libsch and M. H. White, "Charge Transport and Storage of Low Programming Voltage SONOS/MONOS Memory Devices", Solid State Electronics, Vol.33, No.1, pp.105-126, 1990

⁴ M. K. Kim, S. Tiwari, "Ultra-short SONOS memories", IEEE Tran. on nanotechnology, v 3, 4, 417 - 424 (2004)



(a) SONOS (b) $\text{SiO}_2/\text{SiO}_2$ device
 Figure 1. Schematics of (a) SONOS and (b) $\text{SiO}_2/\text{SiO}_2$ device and SEM images



(a) SONOS (3/7/9 nm) (b) $\text{SiO}_2/\text{SiO}_2$ device (3/7 nm)
 Figure 2. TEM images of memory nodes





Figure 3. Write(a),(c) and erase(b),(d) characteristics of SONOS(a),(b) and $\text{SiO}_2/\text{SiO}_2$ structural device(c),(d)

(a) Program (b) Erase
 Figure 4. Activation energy of program/erase process in SONOS and $\text{SiO}_2/\text{SiO}_2$ structural device



(a) (b)
 Figure 5. Endurance characteristics of (a) SONOS and (b) $\text{SiO}_2/\text{SiO}_2$ device